

**STRESS REDUCTION IN FLIP-CHIP PBGA PACKAGING BY UTILIZING
SEGMENTED CHIPS AND/OR CHIP CARRIERS**

Background of the Invention

1. Technical Field

5 The present invention relates to an electronic structure and associated method to reduce stress in a flip-chip PBGA package.

2. Related Art

A semiconductor device coupled to a substrate may experience thermal strain from 10 thermal cycling operations, in light of coefficients of thermal expansions (CTE) differential between the semiconductor device and the substrate. Such thermal strains may result in mechanical failure of the semiconductor device and associated solder connections. Thus there is a need to inhibit such strains.

15

Summary of the Invention

The present invention provides an electronic structure, comprising:

a substrate, wherein the substrate is divided into a plurality of segments, and
a semiconductor device electrically coupled to each of the segments.

The present invention provides an electronic structure, comprising:

20

a substrate; and

a semiconductor device electrically coupled to the substrate, wherein the semiconductor is divided into a plurality of segments.

The present invention provides a method for forming an electronic structure, comprising:
dividing a substrate into a plurality of segments, and
5 electrically coupling a semiconductor device to each segment of the plurality of segments of the substrate.

The present invention advantageously inhibits thermal strains within a semiconductor device and associated solder connections, wherein such thermal strains result from thermal cycling.

10

Brief Description of the Drawings

FIG. 1 depicts a top view of an electronic structure having a semiconductor device electrically coupled to a substrate, in accordance with embodiments of the present invention.

FIG. 2 depicts a cross sectional view taken along line 2-2 of FIG. 1, in accordance with embodiments of the present invention.

15 FIG. 3 depicts a top view of an electronic structure having a semiconductor device electrically coupled to a plurality of segments of a substrate, in accordance with embodiments of the present invention.

FIG. 4 depicts a cross sectional view taken along line 4-4 of FIG. 3, in accordance with embodiments of the present invention.

20 FIG. 5 depicts a top view of an electronic structure having a plurality of segments of a

semiconductor device electrically coupled to a substrate, in accordance with embodiments of the present invention.

FIG. 6 depicts a cross sectional view taken along line 6-6 of FIG. 5, in accordance with embodiments of the present invention.

5

Detailed Description of the Invention

FIG. 1 illustrates a top view of an electronic structure 4 having a semiconductor device 1 electrically coupled to a substrate 2, in accordance with embodiments of the present invention.

FIG. 2 illustrates a cross-sectional view taken along line 2-2 of FIG. 1 ("view 2-2"). The electronic structure 4 may include, *inter alia*, a flip chip plastic ball grid array module (FC-PBGA). The electronic structure 4 comprises a semiconductor device 1 and a substrate 2. The semiconductor device 1 may include, *inter alia*, a semiconductor chip. The semiconductor device 1 is electrically coupled to the substrate using an electrical coupler (e.g., a Controlled Collapse Chip Connection (C4) solder ball 8). The space surrounding the C4 solder balls 8 may include an underfill 10. The substrate 2 may comprise, *inter alia*, a chip carrier (e.g., an organic chip carrier, a ceramic chip carrier, etc.) or a printed circuit board. The coefficient of thermal expansion (CTE) of the substrate 2 (e.g., 10 ppm/ $^{\circ}$ C to 15 ppm/ $^{\circ}$ C) is greater than the CTE of the semiconductor device (e.g., 3 ppm/ $^{\circ}$ C to 6 ppm/ $^{\circ}$ C). The difference between the aforementioned CTE's create stress within the electronic structure 4 during thermal cycling which can cause chip cracking, under fill delamination, and stress on the C4 solder ball connections 8. The CTE mismatch is a function of the distance from the neutral point (DNP) 14. The DNP 14 designates

the distance from the zero stress region (i.e., neutral point) of the semiconductor device 1 to the furthest solder joint. As the DNP 14 increases the stresses within the electronic structure 4 increase. Therefore as the size of semiconductor device 1 increases, stresses within the electronic structure 4 increase. As stated *supra*, the preceding problem is observed during 5 thermal cycling. One solution to the previously mentioned problem is illustrated in FIG. 3 and FIG. 4.

FIG. 3 illustrates a modification of FIG. 1 showing a top view of an electronic structure 4 having a semiconductor device 1 electrically coupled to multiple segments of a substrate 2, in accordance with embodiments of the present invention. FIG. 4 illustrates a cross-sectional view 10 taken along line 4-4 of FIG. 3 ("view 4-4"). The electronic structure 4 may include, *inter alia*, a flip chip plastic ball grid array (FC-PBGA) module. The electronic structure 4 comprises a semiconductor device 1 and a segmented substrate 2. The substrate 2 comprises segments 21, 22, 23, and 24. The substrate 2 may be segmented by any method known to a person of ordinary skill 15 in the art such as, *inter alia*, use of a laser. The semiconductor device 1 may include, *inter alia*, a semiconductor chip. The semiconductor device 1 is electrically coupled to each segment 21-24 of the segmented substrate 2 using an electrical coupler (e.g., Controlled Collapse Chip Connection (C4) solder balls 8). A gap G1 and G2, as shown, may exist between segments 21-24 of the segmented substrate 2 and each gap G1 and G2 may be in a range of about 5-20 mils. The semiconductor device 2 may be electrically coupled to all of the segments 21-24 of the substrate 2 20 simultaneously by using a frame to align and hold the segments in place while reflowing the C4 solder balls simultaneously, or the semiconductor device 2 may be electrically coupled to each of

the segments 21-24 of the substrate 2 independently. The space surrounding the C4 solder balls 8

may include an underfill 10. A surface tension between the semiconductor device 1 and the

substrate 2 will hold the underfill 10 in place and prevent the underfill 10 from spilling over and

filling any or all the gaps. The substrate 2 may comprise, *inter alia*, chip carrier (e.g., an organic

5 chip carrier, a ceramic chip carrier, etc.) or a printed circuit board. The coefficient of thermal

expansion (CTE) of the substrate 2 (e.g., 10 ppm/ $^{\circ}$ C to 15 ppm/ $^{\circ}$ C) is greater than the CTE of the

semiconductor device 1 (e.g., 3 ppm/ $^{\circ}$ C to 6 ppm/ $^{\circ}$ C). Segmenting the substrate 2 into smaller

pieces (i.e., the segments 21-24) and electrically coupling the semiconductor device 1 to each of

the segments 21-24 of the substrate 2 reduces the DNP 14 because the neutral point 28 has been

10 shifted, from a central point that is symmetric with respect to all four corners of the

semiconductor device 1 as shown in FIG. 1 (see neutral point 25), to a location that is non-

symmetric with respect to the four corners such that neutral point 28 is closer to the furthest solder

connection in each segment of the substrate 2. This reduces the stresses on the C4 solder

connections 8, improving reliability. Segmenting the substrate 2 into four segments 21-24 (as

15 shown in FIG. 3) is considered representative, although generally two or more segments may be

used. Thus, the substrate 2 may be segmented into 2, 3, 4, 5, 6, 7, or 8 segments, or any other

number of segments that exceed 8. The semiconductor device 1 may be symmetrically coupled to

each segment of the substrate 2. A pair of segments of the substrate 2 within the plurality of

segments may be congruent with respect to each other (i.e. superposable so as to be coincident

20 throughout). Alternatively, there may be no segment congruency (i.e., no pair of the segments 21-

24 are congruent with respect to each other). The original substrate 2 (before it is segmented) is

not limited to any specific shape and may be segmented into a variety of geometrical shapes (e.g., triangle, square, rectangle, circle, etc.). Thus the segments of a substrate may each have the same geometrical shape. Alternatively, two or more segments of the substrate may have a different geometrical shape from each other (e.g., a first segment may have a first shape and a second segment may have a second shape, wherein the first shape differs from the second shape).

5 FIG. 5 illustrates a modification of FIG. 1 showing a top view of an electronic structure 4 having a segmented semiconductor device 1 electrically coupled to a substrate 2, in accordance with embodiments of the present invention. FIG. 6 illustrates a cross-sectional view taken along line 6-6 of FIG. 5 ("view 6-6"). The electronic structure 4 may include, *inter alia*, a flip chip 10 plastic ball grid array (FC-PBGA) module. The electronic structure 4 comprises a segmented semiconductor device 1 and a substrate 2. The semiconductor device comprises segments 31-39. The semiconductor device 1 may include, *inter alia*, a semiconductor chip. The segmented semiconductor device 1 is electrically coupled to the substrate 2 using an electrical coupler (e.g., Controlled Collapse Chip Connection (C4) solder balls 8). A gap D1-D4, as shown, may exist 15 between segments 31-39 of the segmented semiconductor device 1. Each gap may be in a range of 5-20 mils. If there may be a need to remove one or more of the segments 31-39 of the semiconductor device 1 then the gaps 31-39 should be at least 20 mils. The space surrounding the C4 solder balls 8 may include an underfill 10. The substrate 2 may comprise, *inter alia*, chip 20 carrier (e.g., an organic chip carrier, a ceramic chip carrier, etc.) or a printed circuit board. The coefficient of thermal expansion (CTE) of the substrate 2 (e.g., 10 ppm/ $^{\circ}$ C to 15 ppm/ $^{\circ}$ C) is greater than the CTE of the semiconductor device 1 (e.g., 3 ppm/ $^{\circ}$ C to 6 ppm/ $^{\circ}$ C). Segmenting

the semiconductor device 1 into smaller segments (i.e., the segments 31-39) and electrically coupling each segment 31-39 of the semiconductor device 1 to the substrate 2 reduces the DNP 14 because the neutral point 75 has been shifted, from a central point that is symmetric with respect to all four corners of the semiconductor device 1 prior to segmenting as shown in FIG. 1 (see 5 neutral point 25), to a location that is non-symmetric with respect to the four corners of the semiconductor device 1 prior to segmenting as shown in FIG. 1, such that neutral point 75 is closer to the furthest solder connection in each segment 31-39 of the semiconductor device 1.

Reducing the DNP will reduce the stresses on the C4 solder connections 8, improving reliability.

Each segment of the semiconductor device 1 may be greater than or equal to 5 millimeters. A pair 10 of segments of the semiconductor device 1 within the plurality of segments may be congruent with respect to each other. Alternatively, there may be no segment congruency (i.e., no pair of the segments 31-39 are congruent with respect to each other). The segments of the semiconductor device 1 are not limited to any specific shape and may be segmented into a variety of geometrical shapes (e.g., triangle, square, rectangle, circle, etc.). Thus the segments of a semiconductor device 15 may each have the same geometrical shape. Alternatively, two or more segments of the semiconductor device may have a different geometrical shape from each other (e.g., a first segment may have a first shape and a second segment may have a second shape, wherein the first shape differs from the second shape).

While embodiments of the present invention have been described herein for purposes of

20 illustration, many modifications and changes will become apparent to those skilled in the art.

Accordingly, the appended claims are intended to encompass all such modifications and changes

as fall within the true spirit and scope of this invention.